Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Write data interleaving - AXI

Status
Not open for further replies.

amareshpc

Newbie level 2
Joined
Aug 2, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
axi interleaving

Hi,

Help me to understand the reasoning behind the following ordering rule imposed by AXI protocol for write data interleaving.
[AXI spec - Chapter 8.5 Write data interleaving]

"The order in which a slave receives the first data item of each transaction must be the same as the order in which it receives the addresses for the transactions
"

Thanks in advance,
APC
 

Re: axi interleaving

Hi,

Help me to understand the reasoning behind the following ordering rule imposed by AXI protocol for write data interleaving.
[AXI spec - Chapter 8.5 Write data interleaving]

"

Thanks in advance,
APC


Hi amaresh,

when multiple masters are connected, suppose master1 and master2 wants to perform a write transaction to the same slave then
Master1 with burst of 4 and Master2 with a burst 8

Master1 Master1 Master2 Master2 Master2 .. . Master1 Master1

which means that as the both the masters are accessing the same slave, when Master1 is in idle state during the transaction then interconnect will perform the Master2 transaction.

This happens only in AXI3 where as in AXI4 the Data interleaving is removed as there is no WID for the Data channel.


with regards,
Arjun
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top