Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why the parameters of this opamp are set so strangely?

Status
Not open for further replies.

huashizng

Newbie level 6
Joined
Oct 19, 2005
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,432
a typical two stage opamp with NMOS input pairs, which is used as a buffer follower to increase the bandgap voltage 1.2v to 4.1v. there is a strange thing. the rail current applid to the differential pairs is only 1uA. the W/L ratio and m value of the nmos pairs is 20/1 and 4 respectively. the active load PMOS's parameters are: W/L=4/2,m=2.
the second stage is common source structure(PMOS), the size: W/L=20/1,m=8. the current flow the second stage PMOS is 8uA.

why are those parameters of the opamp so strange? what's the aim of the opamp?

whether it is for decreasing the input offset voltage? if it is, how to decrease?
 

JT

Junior Member level 1
Joined
Dec 20, 2005
Messages
18
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,474
Hi,

What is strange about the opamp ?

It is very small in area (input pair and active load), and therefore will have a very large offset. (I estimate approx. 10..20 mV 1 sigma)

The offset is amplified by the ampifier, so you will see approx 30... 60mV sigma on the output. (which will also cause a lot of drift)

If you really need low offset, you should make the input pair and current mirror roughly 100 times bigger in area. (to have 10 times less offset).
 

sunking

Advanced Member level 3
Joined
May 25, 2004
Messages
874
Helped
70
Reputation
140
Reaction score
23
Trophy points
1,298
Activity points
6,283
it is for low offset+low noise
 

bill_sun

Member level 2
Joined
Sep 24, 2005
Messages
44
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,514
yes,increasing the L of the load (PMOS) is propitious to decreasing the noise.the second stage is common source PMOS providing a high PSRR.
 

hunk

Newbie level 6
Joined
Dec 22, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
0
en, guy you are good!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top