Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why hold time is not included in critical frequency calc.

Status
Not open for further replies.

srik_naidu

Junior Member level 3
Joined
Jun 3, 2005
Messages
30
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,524
hi,
can anyone explain me why hold time is not included in the calc of critical freq.
is there any particular reason if so please explain me that reason.

waiting for reply,

with regards,
srik.
 

Re: why hold time is not included in critical frequency calc

say you have two D FFs, output of 1st FF goes to second. the 1st FF would have transmitted the data to the output on the 1st clock and the next FF would take it on the second clock. Now there is a clock-Q delay + the propagation delay before Q1 reached 2nd FF. Also 2nd FF has a set up time constraint. So effectively the time period

T should be > T(setup) + T(clock-q) + T(prop delay)
which means f is < 1/() which defines the max frequency of the system. But hold time does not affect the max frequency.
 

The hold time don't affect the frequency. That is, if there is a hold time issue, you can't fix it by slow down the clock. So it's more diffcuity to improve the hold time issue.
 

Re: why hold time is not included in critical frequency calc

Yun Lin said:
The hold time don't affect the frequency. That is, if there is a hold time issue, you can't fix it by slow down the clock. So it's more diffcuity to improve the hold time issue.


i think u are incorrect,hold time violations can be corrected by adding delays in the path of the data that can satisfy the hold time equation:

Thold<D(c-q)min+Tlogic(min)

regards
amarnath
 

Re: why hold time is not included in critical frequency calc

I think generally the propagation delay is more than the hold time, in case the propagation delay is less than the hold time, I think we should consider that in determining the maximum clock frequency for reliable operation. That is to say that we should consider hold time or propagation delay whichever is more.
 

Re: why hold time is not included in critical frequency calc

because hold time has no effect to operating frequency.

best regards




srik_naidu said:
hi,
can anyone explain me why hold time is not included in the calc of critical freq.
is there any particular reason if so please explain me that reason.

waiting for reply,

with regards,
srik.
 

Re: why hold time is not included in critical frequency calc

If you see hold time consatraint , it comes at the same egde of the operating clock i.e there is no time period involved in hold delay calculation that's why hold doesn't effect max frequency.

If you see set up constraint , it comes b/w two diffrent edge of operating clock , the allowable time diffrence between these edge determines your max frequency.

Once the design is closed ,lets say without hold fix , there will be functional failures even if you reduce the clock period because clock period increment increase the time diffrence b/w two diffrent edges, it would not effect the the same clock edge.

Thanks
Arvind
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top