Which is better bus style tri-state or mux ?

Status
Not open for further replies.
Specifically for Xilinx' FPGAs, I think that the tri-state mux approach is
better since there are plenty of tristate gates on the chip, meant exatly to
be used for this purpose, so you are left over with more general resources
(CLBs) to do other stuff.
 


I agree with this, this is what most of them use
 

Is Xilinx CPLD 9536XL suitable for tri-state bus?
 

cdcll said:
Is Xilinx CPLD 9536XL suitable for tri-state bus?

I don't think the Xilinx 9536XL supports internal tristate. If you aretalking external tristate then yes.
 

bus style

Mux is better in small design, and tristate is better of large design.
The timing for mux is bad when the design is large, so we should tri.
 

When you design PCB, you'd better choose TRI-STATE....
When you design ASIC, you's better choose MUX....

MUX is smaller than TRI-STATE......
so speed is faster....
 

and...

and if you have a error on a tristate bus, for example two driver, you can burn you chip!
So be carefully with tristate busses. And if you use Altera, the best way is to use multiplexed busses!!

Phytex
 

mux

I have designed several SOC chips and made that mistake only first time. If you want your design to work and you to sleep, stay away from tri-sate buses on the silicon. Even on boards they are troublemakers.

Zvrle
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…