Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Where to connect dummy to avoid floating?

Status
Not open for further replies.

sisching

Junior Member level 1
Junior Member level 1
Joined
Jan 22, 2005
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
122
For the better matching, dummy is alway used.

where can the dummy connect to in order to avoid floating?
 

Re: Dummy connection

sisching said:
For the better matching, dummy is alway used.

where can the dummy connect to in order to avoid floating?

The most important one is gate connection. For NMOS you connect it to GND and PMOS to VDD. Thats mean your transistor is always off. No functional purpose.
 

Re: Dummy connection

thx
Actually i have the same idea with you

However, if i do so, other warning is appeared
ERC Warning: Gates connected to VDD/VCC

Can i neglect this warning.
 

Re: Dummy connection

sisching said:
thx
Actually i have the same idea with you

However, if i do so, other warning is appeared
ERC Warning: Gates connected to VDD/VCC

Can i neglect this warning.

What is your verification tool? That warning was flagged because in the DRC rule they just want to confirm our connection as normally VCC is connected to source of PMOS. This shouldn't be a problem as long as you understand the warning. You always can check the rule deck for reference.
 

Re: Dummy connection

For pmos it should connect to VDD and for nmos it should connect to VSS
 

Dummy connection

the dummy resistor is connected to the most negative one.
 

Re: Dummy connection

For me your problem comes from ESD problem, problably you are working into a I/O team.
So normaly you don't have the right to connect a Gate directly to VDD or VSS without ESD protection.
But in your case you don't care about this problem , I guess , but you need to check it.
May you tell me if it's right ,you are involve in I/O design , please ?
 

Re: Dummy connection

pbs681 said:
The most important one is gate connection. For NMOS you connect it to GND and PMOS to VDD. Thats mean your transistor is always off. No functional purpose.

Can we connect the dummy transistor gate to the gate of the function transitors, while connect the source and drain of the dummy transistor to GND for NMOS dummy and VDD for PMOS dummy?

I think this will increase the capacitor of the function transistor gate terminal, is it acceptable?
 

Re: Dummy connection

iclayout1001 said:
pbs681 said:
The most important one is gate connection. For NMOS you connect it to GND and PMOS to VDD. Thats mean your transistor is always off. No functional purpose.

Can we connect the dummy transistor gate to the gate of the function transitors, while connect the source and drain of the dummy transistor to GND for NMOS dummy and VDD for PMOS dummy?

I think this will increase the capacitor of the function transistor gate terminal, is it acceptable?

Yes , this will increase the capacitor of the function transistor gate terminal, it is not acceptable.
We usually connect the 4 terminal of dummy NMOS to VSS and dummy PMOS to VDD. If the tools report warning when doing ERC, you can set some options of the tool to ignore it .
 

Dummy connection

This dummy connection is dependant on your schematic? is it used for current mirror?
 

Re: Dummy connection

pfd001 said:
This dummy connection is dependant on your schematic? is it used for current mirror?

yes, it's used for current mirror.
Sometimes we're required to make them as optional transistors as well for topmost metal FIB. So it's not easy to connect all the 4 terminals to VDD/VSS all with the topmost metal. In this case, the easiest way are to connet only one terminal (gate or drain) of the dummy transistor to VDD/VSS with topmost metal, while keep the other terminals connecting to the same terminal of the function transistors. But I'm not sure if it's OK or not.
If it's OK, which way is better, to connect the gate to VDD/VSS or to connect the drain to VDD/VSS?

Thanks in advance.
 

Re: Dummy connection

iclayout1001 said:
In this case, the easiest way are to connet only one terminal (gate or drain) of the dummy transistor to VDD/VSS with topmost metal, while keep the other terminals connecting to the same terminal of the function transistors. But I'm not sure if it's OK or not.
If it's OK, which way is better, to connect the gate to VDD/VSS or to connect the drain to VDD/VSS?

Thanks in advance.

I think it is not reasonable to connect the other terminals to the function transistors and connect the gate of dummy transisitor to VDD/VSS or drain to VDD/VSS. that will disturb the function of the function transistors.

Ryan
 

Re: Dummy connection

yeah, dummy should not be connected to the functional devices because it disturbs the ac signals flowing through it.
PMOS should be connected to VDD and NMOS to VSS; i mean all of its terminals.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top