Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the meaning of "std_logic_vector(0 downto 0)&qu

Status
Not open for further replies.

iamnoori

Newbie level 3
Joined
Sep 27, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hi.
When I create a dpram with Core generator of Xilinx,it generate all port in "std_logic_vector".but I want to drive "WEA" and "WEB" by a signal with "std_logic" type.How can I do it?
 

farhada

Advanced Member level 2
Joined
Oct 1, 2004
Messages
589
Helped
84
Reputation
168
Reaction score
30
Trophy points
1,308
Location
Nice, France
Activity points
5,027
Re: what is the meaning of "std_logic_vector(0 downto 0

It is a silly thing that Xilinx doesn't seems to care to fix.

Just create a signal for your Xilinx_WEA and Xilinx_WEB with the same format (std_logic_vector(0 downto 0))and set the signals to something like this:


Xilinx_WEA(0) <= WEA;

And when you instantiate the IP, use the Xilinx_WEA and Xilinx_WEB there.

BR,
/Farhad
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top