Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is ring main unit ?

Thread starter Deepika.R
Start date May 8, 2013

Status: Not open for further replies.

May 8, 2013

#1

D

Deepika.R

Newbie level 3

Newbie level 3

What is ring main unit and why is it used in interface logic??

May 8, 2013

#2

soppcb

Banned

Full Member level 1

This link may be your answer
https://wiki.answers.com/Q/What_is_a_ring_main_unit_in_electrical_power_distribution

Deepika.R said:
What is ring main unit and why is it used in interface logic??

Status: Not open for further replies.

Similar threads

I
1st order sigma delta output is wrong verilog Cadence
- Started by InvokeMeWell
- Nov 10, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
[Moved]Verilog issue with output even though condition is met(dice game)
- Started by ralph_verilog
- Oct 21, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Is there anything that converts verilog to resistor, capacitor level design?
- Started by electronicslab
- Oct 27, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
A
What is pixelclk in rgb2dvi digilent IP?
- Started by aminpix
- Dec 3, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top