Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does this error mean when trying to Optimize a PLD design?

Status
Not open for further replies.

Zag4cpld

Junior Member level 1
Joined
Aug 4, 2014
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
I am trying to build an old PLD design for a XC7300 chip using Xilinx Foundation 1.3 (time limited version).

All I have for the existing design is an Abel file and I need to build a Intel Hex file to program a chip.

The Flow Engine seems to translate the Abel file ok.

translate.png




Next I tried to run the Optimizer but it fails with an error message:

optimizer.png




The project and design files are attached. Anyone have any idea why the optimizer is failing with that error message?
 

Attachments

  • RAMROMF1.zip
    22.2 KB · Views: 82

Interesting post in an era when people are already migrating designs from Series6 to Series7 FPGAs. I am sure you have an important motivation there.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top