Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is pixelclk in rgb2dvi digilent IP?

Status
Not open for further replies.

aminpix

Advanced Member level 4
Joined
Sep 30, 2008
Messages
106
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,305
I am trying to use rgb2dvi digilent IP for my first HDMI project (in xilinx FPGA). For now I just want to demonstrate a simple picture in display.
rgb2dvi digilent IP has an input called pixelclk. What is this clock?
For 800*600 resolution video, what frequency clock I should connect to this input?
 

@aminpix,
The answer depends on how you are generating the vdo data.
This clock should be the clock with which the RGB (24 bits) data is generated as well as the the HS, VS and VDE signals.
If you have used the dvi2rgb core too, you can connect the pixelclock output of this IP to the input pixelclock of the rgb2dvi IP core.

Please read the Digilent spec RGB-to-DVI (Source) *.* IP Core User Guide available at GitHub.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top