Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In a normal flop, when the input setup holds are violated, the output of flop will oscillates and eventually snaps to either one or zero. This snap time is usually a few times greater than your setup time. To model this behavior, the libraries usually set the outputs to X to indicates uncertainty.
In a meta-hard flop, as eda-wiz said, the flop is designed to tolerate more setup/hold violations and the library models usually don't do setup/hold checks on these flops. some people even design these flops not to oscilate but to hold their previous values in case of metastability.
Metastabilit is a common problem whn you do not respect setup time od a Flip-Flop. So, a metastable-hard flip-flop does not propagate errors when it happens. This means the output of the flip-flop is unknown, but stable (0 or 1) in a few time.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
