Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is "Burst Cycle" definition ?

Status
Not open for further replies.

thuvu

Member level 3
Joined
Jan 3, 2006
Messages
65
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,288
Activity points
1,819
Are you talking about operating systems?
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,747
I'm talking about Microprocessors in general ..
 

vahidkh6222

Full Member level 2
Joined
Oct 11, 2005
Messages
137
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,419
in data transfer protocols, after the master and target are successfully linked together, they transfer more than one packets of data. in this way they do not need to do handshaking for each data byte every time. so this can reduce the data overheads caused by handshaking, bus arbitrations,...
regards
 

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
646
Helped
84
Reputation
168
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,975
omara007 said:
thanks in advance
Here is one explanation in the context of a communication/networking envrionment.
In a shared bus envrionment with multiple masters and slaves, once a master gets hold of a bus, it may wish to transfer a "series of data" than just one. Imagine a 1024x1024 image being printed on a printer from memory, that *may* be implemented as 256 burst transfers.

HTH
Ajeetha, CVC
www.noveldv.com
 

verilog_coder

Member level 3
Joined
Jan 4, 2006
Messages
55
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Location
Pakistan
Activity points
1,725
burst transfers mean reading or writing data without switching handshake signals.
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,747
verilog_coder said:
burst transfers mean reading or writing data without switching handshake signals.
What does that mean ? .. can you explain more ?
 

verilog_coder

Member level 3
Joined
Jan 4, 2006
Messages
55
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Location
Pakistan
Activity points
1,725
Its explanation is different for different type of transfers. A simple example can be that you assert the write signal, set the initial address. start writing data. Every time you toggle your chip enable signal the data is written at next location of the target. This is just a hypothatical example to explain the burst operations.
 

incisive

Member level 4
Joined
Jul 22, 2005
Messages
78
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,798
Burst cycle w r t microprocessors is particularly used when data is transfered between cache memories. group of data at a particular instruction.
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,747
incisive said:
Burst cycle w r t microprocessors is particularly used when data is transfered between cache memories. group of data at a particular instruction.
Do u have any example of that ?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top