Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is "Burst Cycle" definition ?

Status
Not open for further replies.
Are you talking about operating systems?
 

I'm talking about Microprocessors in general ..
 

in data transfer protocols, after the master and target are successfully linked together, they transfer more than one packets of data. in this way they do not need to do handshaking for each data byte every time. so this can reduce the data overheads caused by handshaking, bus arbitrations,...
regards
 

omara007 said:
thanks in advance
Here is one explanation in the context of a communication/networking envrionment.
In a shared bus envrionment with multiple masters and slaves, once a master gets hold of a bus, it may wish to transfer a "series of data" than just one. Imagine a 1024x1024 image being printed on a printer from memory, that *may* be implemented as 256 burst transfers.

HTH
Ajeetha, CVC
www.noveldv.com
 

burst transfers mean reading or writing data without switching handshake signals.
 

verilog_coder said:
burst transfers mean reading or writing data without switching handshake signals.

What does that mean ? .. can you explain more ?
 

Its explanation is different for different type of transfers. A simple example can be that you assert the write signal, set the initial address. start writing data. Every time you toggle your chip enable signal the data is written at next location of the target. This is just a hypothatical example to explain the burst operations.
 

Burst cycle w r t microprocessors is particularly used when data is transfered between cache memories. group of data at a particular instruction.
 

incisive said:
Burst cycle w r t microprocessors is particularly used when data is transfered between cache memories. group of data at a particular instruction.

Do u have any example of that ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top