Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is a two-stage FIFO?

Status
Not open for further replies.

phutanesv

Full Member level 3
Joined
Apr 26, 2007
Messages
151
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,233
dear dude,

As u see FIFO are used maily in clock croosing domains,

According to me , TWo stag FIFO indicates that there must two set of FIFO in design so that we can obtain the needed time doimain to make the circuit work corectly.

But the depth of those FIFO can be designed according to need.

Hope i am right

phutane
 

bharat_in

Member level 4
Joined
Oct 5, 2006
Messages
78
Helped
9
Reputation
18
Reaction score
7
Trophy points
1,288
Activity points
1,716
But we can increase the depth of first FIFO then we don't need the second FIFO?
Can anyone explain the reason behind not increasing the depth of the first FIFO, and adding an extra FIFO for the same?
 

sarath51

Full Member level 2
Joined
Dec 11, 2002
Messages
134
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Activity points
985
Fifo depth two might mean it should hold data of 2 it could be bytes or packets like ethernet etc
 

vlsichipdesigner

Full Member level 2
Joined
May 9, 2007
Messages
134
Helped
16
Reputation
32
Reaction score
9
Trophy points
1,298
Location
India
Activity points
2,367
Dear Designer,

my 2 cents in the discussion..

To understand few thoughts towards
the Depth of FIFO,
how to decide on the Depth of the FIFO
At what scenario the Depth of the FIFO will be questionable or need more thougts,

please do visit,
https://www.vlsichipdesign.com/FIFO_depth.html

Praise the Lord

best regards,
vlsichipdesigner
https://www.vlsichipdesign.com
[learn ASIC Chip design for Free]
 

Thinkie

Full Member level 3
Joined
May 26, 2005
Messages
177
Helped
18
Reputation
36
Reaction score
4
Trophy points
1,298
Activity points
2,242
This is usually a pipeline decoupling FIFO... used more to seperate domains and seperate acknowledge signals rather than as a bus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top