Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What happens to JKFF after importing to SOC encounter?

Status
Not open for further replies.

cooldude040

Member level 2
Joined
Oct 26, 2007
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,622
I have seen a JKFF in verilog netlist before importing a design but after importing a design there is no JKFF why so ??

If there is JKFF in a netlist then it shud be there in our design also right? wt do u say ????
 

visualart

Advanced Member level 1
Joined
Dec 21, 2001
Messages
467
Helped
28
Reputation
56
Reaction score
4
Trophy points
1,298
Activity points
3,336
SOC encounter

U mey ban the JKFF when the circuit were synthesized.
such as the command of the design compile----set_dont_use JK**
 

cooldude040

Member level 2
Joined
Oct 26, 2007
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,622
SOC encounter

If we give that command then the whole functionality gets changed right bcz if there is a connectivity between JKFF and some other component then there might be a problem right?
So y do we remove that JKFF then??......
If the functionality gets changed then it is difficult for the backend designer to design right? So if u remove JKFF then what about the connectivity between JKFF and some other component?
Reply me ........
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top