Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What DPLL is used in bit sync ?

Status
Not open for further replies.
H

huang1hw

Newbie level 2
Joined
Jun 23, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
10
a problem about bit sync

I want to implement a bit sync by fpga ,I know that the dpll is used in it .who could give some advices?for example the structureof the dpll,an so on .
 

a problem about bit sync

Here's a simple one:
h**p://www.xilinx.com/bvdocs/appnotes/xapp224.pdf
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top