Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dynamic logic:
Consider a 4 input normal CMOS nand gate. There are 4 p trnasistors in series. P trans are already big due to less mobility. Then connecting 4 in series, consumes a lot of area and makes the gate slower.
Now in Dynamic logic, this p-chain is replaced by a single precharge transistor. The n-parallel combination is appended by a 'evaluate' N-transistor in series to the n-parallel combination, working on a clock.
The using 2 clocks normally called 'precharge' clock and 'evaluate' clock, the output of the gate is evaluated.
During the 'precharge' phase, the p tran is switched on, and the o/p of the gate is prechared to '1'. Then the appended 'evaluate' N-transistor is switched ON, to evaluate the final output of the gate.
Its advantages:
1. Faster
2. Smaller
Disadvantages:
1.Leakage current
2.multiple clocks needed.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
