Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Voltage Controlled Delay Line (VCDL) for DLL

Status
Not open for further replies.

spec07

Junior Member level 2
Joined
Aug 18, 2010
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,414
How does the VCDL control the delay output of the DLL? The input of the VCDL comes from the output of the charge pump. Am I correct that when the output of the charge pump increases, it will cause the delay lines of the VCDL to stop thus making the DLL output to be faster?
 

camr

Newbie level 4
Joined
Sep 22, 2009
Messages
7
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
Western U.S.
Activity points
1,336
My understanding of a VCDL is that the voltage from the charge pump determines the power supply voltage across the gates in the delay line, so when it varies, the gates become incrementally slower or faster in response. The input to the VCDL is your DLL clock signal, whose delay you are trying to control.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top