I use verilog95 , because i am familar with it . and more , it 's compatiable to our existing designs .
And a very well surpport from synthesis tools.
An gate_level netlist is well organized in verilog95 format .
And more , 95 will cause you to take care of your design to avoid some common error due an verilog95 limit .