Verilog HDL-Gate level design

Status
Not open for further replies.
A

Alaa El-Din Mohamed

Newbie level 4
Joined
Oct 1, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
32
Hi

I've started learning Verilog HDL for a while. Now, I'm studying gate level design. I wrote a module which ran normally in its test bench but when I further used it in another module something went wrong. The wrong thing is that I have a nand gate (in a module)whose inputs are {0 , 0} and its output is x. How come ?!

Thanks in advance.
 

perhaps the output is connected to another driver.
 

sorry, ads-ee. I didn't get your answer. But as an information, the output of this nand gate is connected directly to another nand only.
 

imbichie said:
Can you please post your code,
That NAND output signal may be multiple driven.
Click to expand...

Thanks for your concern, imbichie . The problem was due to opposing inputs and outputs of one module. And I shall use the safe form of instantiating any module as

module ****( .o(output) , .i1(first input) ,....... )
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…