Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog code for Wallace tree encoder

Status
Not open for further replies.

senmos

Newbie level 4
Joined
May 21, 2020
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
92
Hi,

I need to design a Wallace Tree Encoder of 4 to 2 bits in Verilog - System, but I don't know exactly how to start the verilog code because I don't find the algorithm to be implemented.
I just have the input/output definitions at this moment, but not the combinational blocks.
Can you give some advice/references about how to write it?

Thanks in advance.
 

Just doing a search on "wallace tree encoder" produced a number of papers on them being used in flash ADCs to convert to a binary output.
e.g. here is one paper that shows the wallace tree encoder circuit along with other better implementations to do exactly the same thing.
https://ijsr.net/archive/v4i5/SUB154474.pdf
 

Yes, but how can I write it in Verilog? :\

Sorry, I'm new on that.
 

Why not write a behavioral description of the decoder, e.g. as case construct, and see how it's synthesized by your Verilog tool?
 

Yes, but how can I write it in Verilog? :\

Sorry, I'm new on that.
It seems the problem is more about not knowing Verilog, than understanding the Wallace Tree circuit.

Perhaps reading this page will help you understand what Verilog code matches various digital circuits.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top