Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A point is unreachable typically means it is not going to any visible output, where it can be verified such as D of Latch/FF or O/p port, it is probably getting masked somewhere in the logic.
In ur case since it is causing problems at higher level of hierarchy, u could try and force it 0 or 1, i dont think this will cause problems in verification. Once you force it to one or 0 ur not mapped also will go away.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
