Junior Member level 3
I am using TSMC 90nm technology to design a SAR ADC. A capacitor array 18x10( with unit cap 3x3) is created in my layout, but since there is a CTMDMY layer around the capacitor, a DRC violation about density exists. I can not fix the violation. Is there any way to fix that?