Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

timing violation after applying derates

Status
Not open for further replies.
S

ssuhas26

Newbie level 4
Joined
Feb 16, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Activity points
1,315
Hi,
can any one let me know how do we fix setup and hold after CTS.
I am not having any setup and hold violations before applying derates, but after CTS when I apply derates I am facing lott of setup and hold paths which are violated.Can anyone help me out how to fix the timing at this stage and what might be the problem.?
 

you need to add margin or/and uncertainty sooner in the flow, to be take account during the synthesis-P&R...
 

I think , u applied derate on clocks after CTS?.. considering OCV factors.. why dont u apply data,clock derate early in flow in addition to OCV derate.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top