Timing Constraints in synthesis

Status
Not open for further replies.
N

nlulani

Junior Member level 3
Joined
Nov 29, 2004
Messages
26
Helped
2
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
313
Hi all,
I am working xilinx's tools ISE 6.1, I have simulated various VHDL codes using ModelSim and Aldec simulator. I have successfully synthesised them too with ISE but I dont know about timing constraints, could anybody refer me tutorial on it and associated terms like : clock to pad and pad to setup etc.

thanks in advance

Nitin [/b]
 

from xilinx website you can get the relevant pdf document
 

hi fakeha_s,
But it didnt help me to understand where, why and how should i specify timing constraints. could you send me a link from where i can get more abt it

thanks and regards,
Nitin
 

Have you read the Constraints Guide? That PDF file is in your ISE documents folder.
Chapter: Constraint Types. Section: Timing Constraints.
 

timing constraints is very important for synthesis. you can refere to those books of "timing" for detail.
 

soccer said:
timing constraints is very important for synthesis. you can refere to those books of "timing" for detail.
Click to expand...

Can you suggest me names of those books or refer any if availble for download from eda

thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…