Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The low value of drop out voltage in LDO

Status
Not open for further replies.

greenhand

Newbie level 6
Joined
Jun 28, 2006
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,331
Hi , every one
In some LDO datasheet , It is said that the drop out voltage is below
several hundrends or decades mV . But I think under such low
Vds or Vce , the pass transistor has fall out linear active region ,
so lost the function of regulator . Is there some one can help me?
 

Re: Question about LDO

hallo greenhand,

the trick with very low dropout regulators is that a charge pump is used. This charge pump enables a gate voltage higher than vdd. So the pass transitors can be kept in linear region.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top