Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The flow of primetime for bottom-up syn

Status
Not open for further replies.

tigerajs

Member level 3
Member level 3
Joined
Feb 8, 2006
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,638
run pt for each sub module or only run the top module use every SDC,thanks
 

If you see in other way around... bottom up approach for a chip means top down for that particular Block/core/submodule right. Thus need to close timing exclusively. Then try and extarct the timing models of the blocks and then perform full chip timing. This will save the run time also.

Cheers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top