Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Temperature effects in CMOS designs

Status
Not open for further replies.

Anjali0

Newbie level 5
Joined
Dec 7, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,352
Explanation 1:
When you increase the temperature, vibration in silicon lattice increases which also increases the number of free electrons and holes which gets freed from their respective bonds due to thermal energy. These free electrons and holes contribute to congestion which decreases the mobility and hence more voltage is required to generate inversion layer in MOSFET (VTH increases).

Explanation 2:
When temperature increases the thermal energy of the electron increases and hence more electron hole pairs are generated. Also the electrons have more energy and hence their mobility increases until a certain value. This leads to decrease in the threshold voltage as there are more minority carriers present making the formation of the channel easier.

Can any one kindly explain which one is correct??


I know that as temperature increases the delay will increase & also i came to know that below 65nm tech. node there is temperature inversion phenomenon, which will decreases delay as temperature increase.
Also i need to know about the mobility variations when the temperature is varying.
Is this delay is depending on the mobility?
Can i anyone explain about the root cause for that??
I mean the Physical reason. Is it because of lattice vibration variation?


Thanks in advance.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top