synthesizable counter with delay

Hallolo · May 20, 2011

Hi

what is a synthesizable form of : counter_out <= #12 counter_out + 1;
in verilog HDL, where i intend to replace 12 by generic code that performs a count and hold for some number of clock cycles.

Thanks

permute · May 21, 2011

that probably isn't what you want. synthesis will ignore the time delay.

always@(posedge clk) begin // also add the resets, not shown here.
x <= (x == 12) ? 1 : x+1;
y <= (x == 12) ? y+1 : y;
end

synthesizable counter with delay

Hallolo

Newbie level 3

permute

Advanced Member level 3

Similar threads

synthesizable counter with delay

Hallolo

Newbie level 3

permute

Advanced Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency