ashgun
Junior Member level 1
Hi all i want to know about the sythesis of state machine in verilog . basically we say that CASE statement synthesizes multiplexer and we use CASE statement in STATE MACHINES also so can any body tell me the what it will look like in Hardware means using muxes gates or some higher level blocks . Can anybody give a diagram with these blocks , can take any small state machine .