Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synthesis of STATE machine Verilog

Status
Not open for further replies.

ashgun

Junior Member level 1
Joined
Aug 4, 2006
Messages
19
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,409
Hi all i want to know about the sythesis of state machine in verilog . basically we say that CASE statement synthesizes multiplexer and we use CASE statement in STATE MACHINES also so can any body tell me the what it will look like in Hardware means using muxes gates or some higher level blocks . Can anybody give a diagram with these blocks , can take any small state machine .
 

rameshsuthapalli

Full Member level 3
Joined
Jun 27, 2006
Messages
155
Helped
24
Reputation
48
Reaction score
7
Trophy points
1,298
Location
bangalore,india
Activity points
2,129
Hi,

The case statement will be converted into the MUX usually but in some cases if u have some complex library cells with which we can implement the same case statement and have less delay compared to MUX then the tool will take that complex cell and it will implement the logic.

regards,
ramesh.s
 

vinodkumar

Full Member level 5
Joined
Oct 5, 2006
Messages
251
Helped
12
Reputation
24
Reaction score
3
Trophy points
1,298
Location
hyderabad
Activity points
2,822
Hi
I know that when we synthesize we will get netlist for the code written,but is it fixed tht for case statemnt we get MUX etc,if so can you plz provide documents for tht becoz it turns good intervies question to expect the HW.

bye.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top