Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys Nanotime Help regarding TOPO-059 warnings

Status
Not open for further replies.
R

rats_21

Newbie level 2
Joined
Apr 9, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
I am getting below warnings while doing "check_design" in nanotime. Can someone help me in resolving these? Its passing match_topology and check_topology stages successfully.

Warning: Because transistor xXXXM_I3_NETTRAN_3.main is a parallel transistor, delay arcs and timing checks based on delay arcs through that transistor will be removed. (TOPO-059)

check_design is completing successfully but because of above warnings, i am not able to see any timing paths in the design.

Any help will be appreciated.

TIA,

rats_21
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top