An asynchronous reset operates asynchronously to the clock and the current logic state, ie at the same instant the reset is applied.
A synchronous reset operates aligned to the clock and the current logic state, ie it must must steer the logic circuit to the reset state on the next clock transition, generally requiring more gates.