Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
An asynchronous reset operates asynchronously to the clock and the current logic state, ie at the same instant the reset is applied.
A synchronous reset operates aligned to the clock and the current logic state, ie it must must steer the logic circuit to the reset state on the next clock transition, generally requiring more gates.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
