Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SRAM 6t cell - write/read spice simulation

Status
Not open for further replies.

gthe

Newbie level 1
Joined
Jan 30, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
7
hspice simulation of sram cell

Hello,

I am trying to design a 6T sram cell in spice and i dont know how to simulate the write/read operation in the same C and CL lines.

I trigger those lines with inverted pulse voltage to perform the write operation, but i dont know how to "change there roll" and make them output lines for read operations.

How can i give pulse voltage to a line and then at an other time instance make this seem like an output to perform cell read in a spice simulation?

Thank you in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top