Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
APLAC has a interface to PowerLogic for simulation and propably automatic layout generation. However, I didn't suggest you to explorer that. Learn a planar simulator and export or redraw in PowerPCB might be a proper way.