Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SOC encounter problem

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
Hi,

I am having problem in encounter when doing timing analysis in the layout. When I choose "Timing -> Timing Analysis" there is a error showing:

Error : Timing graph must be built before running "Report Slacks".

Can anyone help me on this.

Siva
 

u must synthesis ur design by timing > synthesis(PKS)
then do timing optimation and the analysis u design
i think this ur problem
have a nice day
 

Hi siva,
u first check all the inputs which u import in SoC Encounter and check in the flow where exactly u have to do timing analysis.
In timing analysis for what (is it for setup or hold) and this is all for Encounter tool not for PKS.
u clearly mention where exactly u r doing timing analysis in the flow then i can clarify more.

Prashant
 

hi kulprashant,
encounter wont do any synthsis. it have pks , RC for synthesis.
u must work in encounter and then reply.
bye
 

> I am having problem in encounter when doing timing analysis in the layout. When I choose "Timing -> Timing Analysis" there is a error showing:
> Error : Timing graph must be built before running "Report Slacks".

--> In normal condition, Encounter will "Build timing graph" automatically as needed when select GUI: Timing -> Timing Analysis.

Check the log file to see if there is any other ERROR (or WARN) messages.
Maybe the input database has some problem.
-------------------------------------------------------------------------------------------
[Info Update #1]
-- SOCE has its own physical synthesis engine (called by optDesign) instead of PKS.
PKS is old synthesis engine used inside SOCE.
-------------------------------------------------------------------------------------------
[Info Update #2]
-- Timing anslysis of SOCE can be done in 5 different design stages:
1) Pre-Place
2) Pre-CTS
3) Post-CTS
4) Post-Route
5) Sign-Off
(You can see these options when pull down the Timing-->Timing Analysis menu.)

Pre-Place timing anslysis can be done before the design has been placed.
SOCE can do timing analysis with gate-level netlist before place & optimizaed.
--------------------------------------------------------------------------------------------
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top