Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulate a buffer from input to output with IBIS

Status
Not open for further replies.

STOIKOV

Full Member level 4
Joined
Nov 18, 2005
Messages
236
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Activity points
3,083
An IBIS input model is supposed to work as a load and an IBIS output model as a driver. So, a topology "IBIS output model to IBIS input model" can be easily built.
But, I'm trying to simulate a buffer from its input to its output and have the next doubt. I have the "output of the input" connected to the "input of the output" as shown, but don't get a signal in the final node of the topology because the output model cannot be excited. Wonder if this kind of connection is correct or each model have to be controlled with independient signals I mean without interacting "output of the input" with the "input of the output". Appreciate your help.

V1 CLK GND PULSE 0 2.5 1n 500p 500p 4.5n 10n $ CK 100M

B_buff_input VDD GND CLK CLK_out_of_in $ Input buffer
+file='cyclone2.ibs' model='2c_lvds25_rin'
+typ=typ
+buffer=input

B_buff_output VDD GND CLK_out CLK_out_of_in $ Output buffer
*+file='cyclone2.ibs' model='2c_lvds25_co'
*+typ=typ
*+buffer=output
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top