arbalez
Member level 5
how initialize variable in synthesizable verilog
is it true that we have to avoid the use of variables if we want our code able to be RTLed? thus able to be synthesized?
is it true that we have to avoid the use of variables if we want our code able to be RTLed? thus able to be synthesized?