Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

sharing nwell of of device and guarding

Status
Not open for further replies.

deepak242003

Full Member level 5
Joined
Dec 24, 2008
Messages
310
Helped
43
Reputation
86
Reaction score
18
Trophy points
1,298
Location
Banglore
Activity points
2,816
n-well shielding

hello all,

Is there any issue if we share nwell of PMOS wiht that of guardring ?..??

or is it better to maintaing minimum well spacing between them.??

all kind of view are welcome...

deepak
 

deepak242003 said:
Is there any issue if we share nwell of PMOS with that of guardring ?..?? or is it better to maintain minimum well spacing between them.??
Sharing an n-guardring with the nwell practically is (nearly) the same as putting nwell-taps with minimum spacing at the periphery of the nwell, which is a smart practice anyway and very much recommended for good shielding. If you want even better shielding, put a p-guardring around the nwell with (at least) minimum spacing.
An extra (minimum spacing) n-guardring around the nwell doesn't make sense, in contrary could be detrimental as to build another parasitic npn BJT with the nwell.
 

    deepak242003

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top