veenashree89
Member level 2
why do we subtract extrnal output delay with data required time ,in flipflop to output port path during setup analysis..?
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
i got it
can u explain why we take minimum delay for hold analysis and maximum for setup analysis? and
why we give different uncertainity value for both setup and hold synthesis?
and reconvergence pessimism in STA