Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Scan shift signal does not "really" required used constraints. applying a max delay could be great just to avoid huge latency.
Scan capture, for me the clock distribution in scan mode, so with STA you could place with set_case_analysis the design in scan mode, and check the clock.
if you the backend flow is aready made by using the scan clock as the clock for the setup constraint, that should already covered.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.