sar adc design in cadence virtuoso

Status
Not open for further replies.
E

ece04

Newbie level 4
Joined
Mar 13, 2013
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,321
I am trying to make an sar adc.for sar logic i am using aynchronous d flipflop.i am using following circuit
https://obrazki.elektroda.pl/7371221100_1363591157.png

problem is tht i am not getting output correct.I am giving negatve going pulse to reset and posive pulse to clk and input .all unused pins like clr set and qb i have connected to vdd.i ma doing in cadence virtuoso.If any body has idea about please reply.
 

ece04 said:
... and qb i have connected to vdd.
Click to expand...

It is not allowed to connect an output to a fixed voltage. Often, the other output q is generated by inversion of qb.
Unused outputs have to be left open!
 
Reactions: ece04

    E

    ece04

    Points: 2
    Helpful Answer Positive Rating
giving negative pulse to reset is it ok.or wht should i give as input to reset clk and input?
 

ece04 said:
giving negative pulse to reset is it ok.
Click to expand...
Sure!

ece04 said:
... wht should i give as input to ... clk and input?
Click to expand...
These signals come from your ADC. Don't know its structure - you should know it. CLK probably is your ADC clk, whereas SEL probably comes from the comparator output, see e.g. **broken link removed**
 

the output of the comparator is a digital pulse.The problem is with reset pin input?
 

ece04 said:
The problem is with reset pin input
Click to expand...

Reset means initialization. Necessary to initialize the SAR for correct operation and for testing. Just a single (neg. going) pulse before starting the ADC operation - probably identical to the ADC's reset.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…