Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cadence - Virtuoso

Thread starter mdreus
Start date Jun 23, 2023

Jun 23, 2023

#1

M

mdreus

Newbie

Can someone help me? I'm doing a layout in Cadence's virtuoso and DRC is giving this error

"rx(in bp) to rx(not bp)(in same nw) space <= 53.000 um".

Does anyone know how to resolve please?

Jun 24, 2023

#2

Dominik Przyborowski

Advanced Member level 4

Transistors has four legs. Draw them all.

Commands Quick-Menu:

Similar threads

TLIN (ADS) equivalent model in CADENCE VIRTUOSO
- Started by maria98
- Dec 30, 2023
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
G
Cadence virtuoso bindkey for specific instance
- Started by goatmxj666
- Oct 25, 2023
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
S
ERC error in Layout cadence virtuoso
- Started by saqib007
- Sep 22, 2023
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
H
[cadence] virtuoso anaylsis xl graph properties
- Started by han sang jun
- Jul 7, 2023
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
ideal switch does not work in cadence virtuoso
- Started by mohamis288
- Jul 21, 2023
- Replies: 2
Analog Integrated Circuit (IC) Design, Layout and more

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top