Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] RISC-V Register File

Status
Not open for further replies.

michaelScott

Junior Member level 2
Joined
Mar 19, 2022
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
161
Hello friends,
I am designing a register file which is compatible with RISC-V ISA definitions. But as seen on the simulation result register does not read the data input despite the RTL schematic shows no problem.
Can you help me about that.
Thanks in advance.
the codes:
https://github.com/hakanxdurak/RISCV-RegisterFile
 

Attachments

  • pic1.JPG
    pic1.JPG
    127.7 KB · Views: 167
  • pic3.JPG
    pic3.JPG
    40.5 KB · Views: 155

You don't have the W port in the instantiated module in your testbench.

Warnings when the modules are linked during the loading of the simulation need to be fixed, not ignored.

The warning is probably something along the lines of "Instantiated module xxxx has N-1 ports expected N."
 
You don't have the W port in the instantiated module in your testbench.

Warnings when the modules are linked during the loading of the simulation need to be fixed, not ignored.

The warning is probably something along the lines of "Instantiated module xxxx has N-1 ports expected N."
thanks. i was careless i did not notice
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top