It could be done with a delay+inverter and an AND gate.
The AND gate delay specifies the delay from the rising edge of clock and the rising edge of pulse_out.
The DLY+INV+AND gate delay specifies the width of the pulse.
behaviorally it would look something like this: assign #N clock_dly = clock;
assign #M pulse_out = clock & ~clock_dly;