Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Return to zero circuit

Status
Not open for further replies.

ykishore

Member level 3
Joined
Sep 2, 2004
Messages
66
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
india
Activity points
758
Design a RZ (return to zero )circuit.

pulse.gif
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
19,707
Helped
4,340
Reputation
8,689
Reaction score
4,303
Trophy points
1,393
Activity points
130,467
Hi,

It seems you don't have a question.

Klaus
 

ykishore

Member level 3
Joined
Sep 2, 2004
Messages
66
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
india
Activity points
758
Well, let me make it clear

The question is I want to design a NRZ circuit that generates the waveform shown.

One way of doing it is just using delay and a high-pass latch. But I am just curious if there is any other way of doing it.

Thanks
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,820
Helped
1,811
Reputation
3,632
Reaction score
1,772
Trophy points
1,393
Location
USA
Activity points
59,026
It could be done with a delay+inverter and an AND gate.

The AND gate delay specifies the delay from the rising edge of clock and the rising edge of pulse_out.
The DLY+INV+AND gate delay specifies the width of the pulse.

behaviorally it would look something like this:
assign #N clock_dly = clock;
assign #M pulse_out = clock & ~clock_dly;

Does that work for you?
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
19,707
Helped
4,340
Reputation
8,689
Reaction score
4,303
Trophy points
1,393
Activity points
130,467
Hi,

Your solution sounds somehow analog.

A digital solution is to trigger (set) with the rising edge, then use a counter to reset it.

You need to consider how your circuit should behave when input signal goes low before timeout.



Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top