Regarding MTech thesis topic in Verilog in frontend

Status
Not open for further replies.
E

edeepak93

Newbie level 2
Joined
Sep 16, 2018
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
20
sir,
i am pursuing mtech in vlsi design .

I dont get idea about latest trend for research used as thesis topic in my mtech .

please suggest some good topic .

I know xilinx vivado, cadence virtuoso, mentor graphic's pyxis tool and have some hand on session on zybo board , beysis 3 board.
 


part of the problem is finding your topic of research. check some of the good vlsi conferences like DAC, ICCAD, see what people are working on.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…