Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding MTech thesis topic in Verilog in frontend

Status
Not open for further replies.

edeepak93

Newbie level 2
Joined
Sep 16, 2018
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
20
sir,
i am pursuing mtech in vlsi design .

I dont get idea about latest trend for research used as thesis topic in my mtech .

please suggest some good topic .

I know xilinx vivado, cadence virtuoso, mentor graphic's pyxis tool and have some hand on session on zybo board , beysis 3 board.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,139
Helped
379
Reputation
758
Reaction score
386
Trophy points
83
Activity points
10,849
sir,
i am pursuing mtech in vlsi design .

I dont get idea about latest trend for research used as thesis topic in my mtech .

please suggest some good topic .

I know xilinx vivado, cadence virtuoso, mentor graphic's pyxis tool and have some hand on session on zybo board , beysis 3 board.

part of the problem is finding your topic of research. check some of the good vlsi conferences like DAC, ICCAD, see what people are working on.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top