Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

offset value measurement of sense amplifier in cadence spectre


Member level 3
Mar 1, 2022
Reaction score
Trophy points
Activity points
Dear all,

i want to evaluate the offset value of my sense amplifier . i have given vin+ = 900mv (dc) and vin- = 870 mv to 930 mv (ramp) . now how to measure the offset . can any one please help??
thank you for the response @KlausST . please find the schematic for reference

can anyone please respond ??


  • sa.png
    37.1 KB · Views: 51
First, get your output to single ended using an A=1 vcvs.
Then, get your input stimulus set up so it's also differential
driven (@ legit input ommon mode) from a single ended
primary source.

You can then feed that node through a feedback network
from output to input that puts the amp in its "happy place"
for a DC result, or sweep it and use calculator cross()
function (with some somewhat elaborate args, which you
would have the fun of building up). Personally I like a
clean DC test loop with a gain block and attenuators, old
school (but needful of accommodating the fully differentlal
As this is clocked comparator, the best seems to use vccs sensing differential output and integrating it into capacitor connected to negative input (while positive input is on dc potential). Integrating capacitor should have initial conditions set to dc level on positive input and PSS should be used as analysis.
At steady state, on negative input you should see triangle waveform oscillating around positive input DC minus offset.

vccs gm and capacitor value can be choose based on supply level and clock frequency.

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to