Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

questions about sdram

Status
Not open for further replies.

qjlsy

Member level 3
Joined
Apr 26, 2004
Messages
63
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
653
1. In intel sdram spec., it is said, "the earliest a precharge command can be issued after a read command without the los of data is CL+BL-2 clocks." Why need to "-2"? Where is the "2" from?

If the "2" is from the latency of precharge to output high Z, this latency is eaqual to CL(but not a definit value of 2) from the A.C. timing paramters in the later chapter. :(

2. In intel sdram spec.'s illustration, it can be seen that a read(b) command can follow an act(b) command without any clocks' interval. Why? Do they no need to meet Tcrd? Intel sdram spec. call this "the fastest read from bankB". The same thing is also happened between act(b) and write(b). :(

Could anybody can give me some help? Thanks a lot!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top